Form 1449*

| INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary) | Atty. Docket No.: 1365.039US1 | Serial No. 09/769,954 |
|---|---|---|
| | Applicant: Dmitriy Rumynin et al. | |
| | Filing Date: January 25, 2001 | Group: ~~2121~~ 2124 |

## U.S. PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate |
|---|---|---|---|---|---|---|
| | 4,596,256 | 06/24/1986 | Ascher, G., et al. | 128 | 710 | 01/26/84 |
| | 4,993,421 | 02/19/1991 | Thornton, W.E. | 128 | 670 | 07/20/90 |
| | D. 341,423 | 11/16/1993 | Bible, C. | D24 | 167 | 02/14/91 |
| | D. 377,983 | 02/11/1997 | Sabri, M., et al. | D24 | 167 | 09/13/95 |
| | D. 407,159 | 03/23/1999 | Roberg, A. | D24 | 167 | 04/30/98 |

## FOREIGN PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Country | Class | Subclass | Translation Yes \| No |
|---|---|---|---|---|---|---|
| | | | | | | |

## OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial

| | |
|---|---|
| | Booth, A.D., "A Signed Binary Multiplication Technique", Oxford University Press, Reprinted from Q.J. Mech. Appl. Math. 4:236-240, Pgs. 100-104, (1951) |
| | Dadda, L., "On Parallel Digital Multipliers", Associazione Elettrontecnia ed Elettronica Italiana, Reprinted from Alta Freq. 45:574-580, Pgs. 126132, (1976) |
| | Dadda, L., "Some Schemes For Parallel Multipliers", Assocciazione Elettrotenica ed Elettronica Italiana, Reprinted from Alta Freq. 34:349-356, Pgs. 118-125, (1965) |
| | Foster, C.C., et al., "Counting Responders in an Associative Memory", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Comput. C-20:1580-1583, Pgs. 86-89, (1971) |
| | Swartzlander, Jr., E.E., "Parallel Counters", Institute of Electrical and Electronic Engineers, Inc., Reprinted, with permission from IEEE Trans. Comput. C-22:1021-1024, Pgs. 14-17, (1973) |
| | Wallace, C.S., "A Suggestion for a Fast Multiplier", The Institute of Electrical and Electronics Engineers, Inc., Reprinted, with permission, from IEEE Trans. Electron. Comput. EC-13:14-17, Pgs. 14-17, (1964) |

**RECEIVED**

MAR 2 7 2001

Technology Center 2100

| Examiner  D. H. Malcahn | Date Considered  3/25/03 |
|---|---|

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

#6

Form 1449

| | |
|---|---|
| **INFORMATION DISCLOSURE STATEMENT BY APPLICANT** (Use several sheets if necessary) | Atty. Docket No.: 1365.039US1     Serial No. 09/769,954 |
| | Applicant: Dmitriy Rumynin et al. |
| | Filing Date: January 25, 2001     Group: ~~2121~~ 2124 |

## U.S. PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Name | Class | Subclass | Filing Date If Appropriate |
|---|---|---|---|---|---|---|
| *(initialed)* | 5,995,029 | 11/30/1999 | Ryu, M.S. | 341 | 101 | 10/29/97 |

## FOREIGN PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Country | Class | Subclass | Translation Yes | No |
|---|---|---|---|---|---|---|---|
| *(initialed)* | 0741354 | 11/06/1996 | European | G06F | 7/60 | | |

## OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial

| | |
|---|---|
| *(initialed)* | Jones, R.F., et al., "Parallel Counter Implementation", <u>Conf. Rec. 26th Asilomar Conf. Signals, Systems & Computers</u>, Vol. 1, ISBN 0-8186-3160-0, pp. 381-385, (1992) |

| | |
|---|---|
| Examiner    D. H. Malzahn | Date Considered    3/25/03 |

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

| Form 1449* | Atty. Docket No.: 1365.039US1 | Serial No. 09/769,954 |
|---|---|---|
| INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary) | Applicant: Dmitriy Rumynin et al. | |
| | Filing Date: January 25, 2001 | Group: ~~2121~~ 21 24 |

FEB 2 8 2002

**RECEIVED**

## U.S. PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Name | Class | Sub | Filing Date If Appropriate |
|---|---|---|---|---|---|---|
| | 3,634,658 | 01/11/1972 | Brown, R.R. | 235 | 92 | 09/19/70 |
| | 3,757,098 | 09/04/1973 | Wright, C.M. | 235 | 175 | 05/12/72 |
| | 4,607,176 | 08/19/1986 | Burrows, J.L., et al. | 307 | 449 | 08/22/84 |
| | 5,095,457 | 03/10/1992 | Jeong, H. | 364 | 758 | 02/01/90 |
| | 5,175,862 | 12/29/1992 | Phelps, A.E., et al. | 395 | 800 | 06/11/90 |

MAR 08 2002

Technology Center 2100

## FOREIGN PATENT DOCUMENTS

| **Examiner Initial | Document Number | Date | Country | Class | Subclass | Translation Yes | No |
|---|---|---|---|---|---|---|---|
| | 2016181 | 09/19/1979 | United Kingdom | G06F | 7/39 | | |
| | 2062310 | 05/20/1981 | United Kingdom | G06F | 7/52 | | |
| | 2475250 | 08/07/1981 | France | G06F | 7/38 | With English Abstract | |

## OTHER DOCUMENTS
(Including Author, Title, Date, Pertinent Pages, Etc.)

**Examiner Initial

| | Fleisher, H., "Combinatorial Techniques for Performing Arithmetic and Logical Operations", IBM Research Center, RC-289, Research Report, pp. 1-20, (July 18, 1960) |
|---|---|
| | Ho, I.T., et al., "Multiple Addition by Residue Threshold Functions and Their Representation By Array Logic", The Institute of Electrical and Electronics Engineers, Inc., Trans. Comput. C-22: 762-767, pp. 80-85, (1973) |

| Examiner  D. H. Maltzahn | Date Considered  5/25/03 |
|---|---|

*Substitute Disclosure Statement Form (PTO-1449)

**EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Substitute for form 1449A/PTO

**INFORMATION DISCLOSURE STATEMENT BY APPLICANT**

*(Use as many sheets as necessary)*

DEC 3 0 2002

Sheet 1 of 1

RECEIVED

JAN 0 2 2003

Technology Center 2100

| Complete if Known | |
|---|---|
| Application Number | 09/769954 |
| Filing Date | January 25, 2001 |
| First Named Inventor | ~~Talwar, Sunil~~ |
| Group Art Unit | ~~2121~~ 2124 |
| Examiner Name | Unknown |

Attorney Docket No: 90007.039US1 (1365.039US1)

## US PATENT DOCUMENTS

| Examiner Initial * | USP Document Number | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | Filing Date If Appropriate |
|---|---|---|---|---|---|---|
| /DHM/ | US-5524082 | 06/04/1996 | Horstmann, P., et al | 364 | 489 | 06/28/1991 |
| /DHM/ | US-6023566 | 02/08/2000 | Belkhale, K., et al | 395 | 500.03 | 04/14/1997 |

## FOREIGN PATENT DOCUMENTS

| Examiner Initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | T[2] |
|---|---|---|---|---|---|---|
| /DHM/ | EP-0168650 | 01/22/1986 | Darringer, J., et al | G06F | 15/60 | |
| /DHM/ | EP-0309292 | 03/29/1989 | Nishiyama, T., et al | G06F | 15/60 | |
| /DHM/ | GB-2365636 | 02/20/2002 | Rumynin, D, et al | G06F | 7/60 | |
| /DHM/ | GB-2365637 | 02/20/2002 | Dmitriy, R | G06F | 7/60 | |
| /DHM/ | WO-02/12995 | 02/14/2002 | Meulemans, P | G06F | 7/00 | |

## OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

| Examiner Initials* | Cite No [1] | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T[2] |
|---|---|---|---|
| /DHM/ | | CHAKRABORTY, S.,et al .,"Synthesis of Symmetric Functions for Path-Delay Fault Testability", 12th International Conference on VLSI Design, (1999),pp. 512-517 | |
| /DHM/ | | DEBNATH, D.,"Minimization of AND-OR-EXOR Three-Level Networks with AND Gate Sharing", IEICE Trans. Inf. & Syst., E80-D, 10, (1997),pp. 1001-1008 | |
| /DHM/ | | DRECHSLER, R.,et al .,"Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(1), (1997),pp. 1-5 | |
| /DHM/ | | DRECHSLER, R.,et al .,"Sympathy: Fast Exact Minimization of Fixed Polarity Reed-Muller Expressions for Symmetric Functions", IEEE, (1995),pp. 91-97 | |
| /DHM/ | | JONES, JR., R..,et al .,"Parallel Counter Implementation", IEEE, (1992),pp. 381-385 | |
| /DHM/ | | NIENHAUS, H.,"Efficient Multiplexer Realizations of Symmetric Functions", IEEE, (1981), pp. 522-525 | |
| /DHM/ | | VASSILIADIS, S.,et al .,"7/2 Counters and Multiplication with Threshold Logic", IEEE, (1997), pp.192-196 | |

EXAMINER  D. H. Malcahn          DATE CONSIDERED  3/25/03